Appln. No. Atty. Docket No. FORM PTO-1449 XA-9673A 10/751,402 LIST OF DOCUMENTS CITED BY APPLICANT Applicant Hiroyuki MIZUNO et al. Filing Date Group HEREWITH U.S. PATENT DOCUMENTS Class Sub-Filing Date Name Document Number Date Examiner class Initial 307 530 11/90 AA 4,973,864 Nogami 41) 55 12/98 Toyoshima et al. 327 AB 5,854,562 (N) 365 208 1/95 Kawahara et al. 5,386,394 AC 365 205 1/96 5,526,313 Etoh et al. AD 205 365 10/95 5,457,657 Suh ΑE 207 365 4,777,625 10/88 Sakui et al. AF 365 205 12/93 Fujii et al. 5,274,598 AG 365 149 2/96 5,495,440 Asakura AΗ  $\langle \Lambda \rangle$ 365 63 6/99 Fujii 5,917,745 AΙ 365 149 11/99 AJ 5,978,255 Naritake 63 11/99 365 5,995,403 Naritake AK S FOREIGN PATENT DOCUMENTS Class Sub-Translation Country Document Number Date Examiner class Initial abstract 4/30/93 JAPAN 5-109272 AL(A) abstract 1/5/89 JAPAN AM 64-1195 AN AO AP OTHER (including author, title, date, pertinent pages, etc.) AQ Lee, K-C., et al., "Low Voltage High Speed Circuit Designs for CA Giga-bit DRAMs", 1996 Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 104-105. AR Itoh, Kiyoo, VLSI Memory Design, Baifukan, 1994, pp. 162-163. 4) AS Date Considered Examiner 1/7/05 SON DINH EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

1 4 1